

M66335FP

Facsimile Image Data Processor

REJ03F0276-0200 Rev.2.00 Jun 16, 2008

Description

The M66335 is a facsimile image processing controller to turn into binary signals analog signals which have been output through photo-electric conversion by the image sensor.

The image processing functions includes peak value detection, uniformity correction, resolution change, MTF compensation, γ correction, detection of background/character levels, error diffusion, separation of image zones, and designation of regions.

This controller contains not only the analog processing circuit, the A/D converter of a 7-bit flash type and image processing memory, but also the image sensor and the interface circuit to the CODEC (Coder and Decoder). Therefore, this LSI alone is capable of image processing.

Features

- High speed scan (Max 2 ms/line, Typ 5 ms/line)
- Compatibility with up to the B4 (8 pixels/mm, 16 pixels/mm) image sensor
- Generation of control signals for the image sensor (CCD, CIS)

For CCD: SH, CK1, CK2, RS

For the contact sensor (CIS): SH, CK1, CK2

• Built-in analog processing circuit (equivalent to the M64291)

Sample and hold circuit

Gain control circuit

Black level clamping circuit

Reference internal power supply for the A/D converter

- Built-in A/D converter of a 7-bit flash type
- Built-in image processing memories

Uniformity correction memory, Line memory, Error memory, γ correction memory

• External output interface for converted binary data

Serial output (\rightarrow M66330)

DMA output

• External output interface for multivalued data

DMA transfer of data compensated for uniformity

• Various image processing functions

Uniformity correction

Resolution change from 50% to 200% (by the 1% step)

MTF compensation (2-dimensional processing, capable of correction for each character/photo)

γ correction (capable of correction for each character/photo)

Detection of background/character levels

Change to pseudo-halftone

- Error diffusion (64 tone steps through 6-bit processing)
- Organized dither (64 tone steps through the 8×8 matrix)

Image zone separation (2-dimensional processing)


• 5 V single power supply

Application

Facsimile, word processor and image scanner



Block Diagram



Pin Arrangement




Table 1 Image Processing Functions

Image Processing Functions	Specifications	Remarks
Reading range	• A4, B4	
Resolution	8 pixels/mm, 16 pixels/mm (for the horizontal scanning direction)	
Reading speed	Typ: 5 ms/line; Max: 2 ms/line	Controlled through the system clock
Uniformity correction	White correction, black correctionCorrection range: 50%	Correction memory is built-in Readable from/writable in MPU
γ correction	Logarithmic correction	 γ correction memory is built-in Capable of correction for each character/photo
MTF compensation	Laplacian filter circuit through 2- dimensional processing	Correction memory is built-in Capable of correction for each character/photo
Simple conversion to binary	Floating slice system through the detection circuit for background/character levels	
Pseudo-halftone	 Error diffusion: 6-bit processing (for 64 tone steps) Organized dither: 8 × 8 matrix (for 64 tone steps) 	Error buffer memory is built-in 64 W × 6 bits dither memory is built-in
Image zone separation	2-dimensional processing through luminance difference	
Image reduction	Range of the reduction rate: 50% to 100% (by the 1% step)	Capable of outputting the average line of a dropped line and the subsequent line instead of both lines
Image enlargement	Range of the enlargement rate: 100% to 200% (by the 1% step)	Capable of outputting the average line of a repeated line and the subsequent line instead of the repeated line
Image sensor control signal	CIS image sensor (clock duty: 75%) CCD image sensor	
Analog processing	The sample/hold circuit, gain control amplifier, black level clamping circuit, and 7-bit A/D converter are built-in.	

Pin Description

the clock pulse signal for the shift register of the sensor reading circuit of CIS. CK2 Output Reversed-phase pulses of CK1 RS Output Outputs the reset pulse to return the voltage at the floating capacitor of the CCD sensor to the initial one. PTIM Output Outputs the pulse motor control signal for the reading roller. CODEC SRDV Input Transfer start ready signal for data from CODEC interface STIM Output Oelfines the data transfer section to CODEC SCLK Output Olopus image data in serial to CODEC SVID Output Outputs image data in serial to CODEC Output image data through the MPU bus OAM request signal to the external DMA controller to output in parallel image data through the MPU bus OAM request signal to the external DMA controller in response the above DROs signal Intr Output Single-line termination interrupt Clock SYSCK Input System clock input pin Accord Coutput Input of the system reset. The cycle counter, register, F/F, and latch are reset. MPU Input Control signal for MPU to access the M66335 RD Input Control signal for MPU to access the M66335 RD Input Control signal for MPU to write data to the M66335 RD Input Control signal for MPU to write data to the M66335 RD Input Control signal for MPU to write data to the M66335 RD Input Control signal for MPU to write data to the M66335 RD Input Control signal for MPU to write data to the M66335 RD Input Control signal for MPU to write data to the M66335 RD Input Control signal for MPU to write data to the M66335 RD Input Control signal for MPU to write data to the M66335 RD Input Control signal for MPU to write data to the M66335 RD Input Control signal for MPU to write data to the M66335 RD Input Control signal for MPU to write data to the M66335 RD Input Control signal for MPU to write data to the M66335 RD Input Control signal for MPU to write data to the M66335 RD Input Control signal for MPU to write data to the M66335 RD Input Control signal for MPU to write data to the M66335 RD Input Control signal for MPU to write data to the M663	Item	Pin Name	Input/Output	Function
CK1 Output Outputs the clock pubse signal to sequentially transfer out signaling electric charges from the sensor's transferring component for CCD and the clock pubse signal for the shift register of the sensor reading circuit CIS. CK2 Output Reversed-phase pulses of CK1 RS Output Outputs the reset pulse to return the voltage at the floating capacitor of the CCD sensor to the initial one. PTIM Output Outputs the pulse motor control signal for the reading roller. CODEC SRDY Input Transfer start ready signal for data from CODEC interface STIM Output Defines the data transfer section to CODEC SCLK Output Outputs image data in serial to CODEC SCLK Output Outputs image data in serial to CODEC SCLK Output Outputs image data in serial to CODEC DMA enders signal to transfer image data to CODEC DMA controller to output in parallel image data through the MPU bus DMA controller to output in parallel image data through the MPU bus DMA controller in response the above DRQ signal Intro Output Single-line termination interrupt Clock SYSCK Input System clock input pin ACCK Output Single-line cycle clock MPU interface RESET Input Input Control signal for MPU to access the M66335 RESET Input Control signal for MPU to access the M66335 RESET Input Control signal for MPU to access the M66335 RESET Input Control signal for MPU to read data from the M66335 RESET Input Control signal for MPU to read data from the M66335 ROD Input Control signal for MPU to read data from the M66335 ROD Input Control signal for MPU to write data to the M66335 ROD POSITION OUTPUT Rest input pin. Hold this at "L". TESTIO Output Test input pin. Hold this at "L". TESTIO Output Test input pin. Hold this at "L". TESTIO Output Test input pin. Hold this at "L". TESTIO Output Test input pin. Hold this at "L". TESTIO Output Positive power supply pin (rated supply voltage: 5 V) DOND — Digital ground pin Input Positive power supply pin (rated supply voltage: 5 V) POWER AVICE — Digital power supply pin (rated supply voltage: 5 V) POWER AVICE		SH	Output	sensor's photoconductor component to its transferring component for
RS		CK1	Output	Outputs the clock pulse signal to sequentially transfer out signaling electric charges from the sensor's transferring component for CCD and the clock pulse signal for the shift register of the sensor reading circuit for
the CCD sensor to the initial one. PTIM		CK2	Output	Reversed-phase pulses of CK1
CODEC Interface SRDY Input Transfer start ready signal for data from CODEC STIM Output Defines the data transfer section to CODEC SVID Output Output Clock signal to transfer image data to CODEC SVID Output Outputs image data in serial to CODEC SVID Output Outputs image data in serial to CODEC SVID Output DMA request signal to the external DMA controller to output in parallel image data through the MPU bus DMA controller in output in parallel image data through the MPU bus DMA controller in response the above DRQ signal INT Output Single-line termination interrupt System clock input pin ACCK Output Single-line cycle clock MPU RESET Input Single-line cycle clock RESET Input Chip select signal for MPU to access the M66335 MRD Input Control signal for MPU to read data from the M66335 MRD Input Control signal for MPU to write data to the M66335 MRD Input Address signal to access various registers inside the M66335 MRD Ot to D7 Input/Output 8-bit two way buffer Positive power supply pin GND GND GND pin TESTI, 0 to 6 Input Test input pin. Hold this at "L" TESTI, 0 to 6 Input Test output pin. Set this open. Power AVcc — Analog power supply pin (rated supply voltage: 5 V) DVcc Digital power supply pin (rated supply voltage: 5 V) DVcc Digital power supply pin (rated supply voltage: 5 V) DRND DGND Digital power supply pin (rated supply voltage: 5 V) Input through capacity coupling and those from CIS, with no clamping levels, are input directly.) LEVAJ Input Pin to control the Fequency characteristic of the gain control circuit. The output voltage, V _{CcAO} , is obtained by the following equation: V _{CCAO} = V _{LEVAJ} + G _V × V _{IN} , where, V _{LEVAJ} + G _V × V _{IN} , where, V _{LEVAJ} + G _V × V _{IN} , where, V _{LEVAJ} + G _V × V _{IN} , where, V _{LEVAJ} + G _V × V _{IN} , where, V _{LEVAJ} + G _V × V _{IN} , where, V _{LEVAJ} + G _V × V _{IN} , where, V _{LEVAJ} + G _V × V _{IN} , where, V _{LEVAJ} + G _V ×		RS	Output	Outputs the reset pulse to return the voltage at the floating capacitor of the CCD sensor to the initial one.
interface STIM		PTIM	Output	Outputs the pulse motor control signal for the reading roller.
SCLK Output Clock signal to transfer image data to CODEC	CODEC	SRDY	Input	Transfer start ready signal for data from CODEC
SVID	interface	STIM	Output	Defines the data transfer section to CODEC
DMA interface DRQ		SCLK	Output	Clock signal to transfer image data to CODEC
interface DAK		SVID	Output	Outputs image data in serial to CODEC
Test Output Single-line termination interrupt		DRQ	Output	
Clock SYSCK Input System clock input pin MPU interface RESET Input Input of the system reset. The cycle counter, register, F/F, and latch are reset. GS Input Chip select signal for MPU to access the M66335 RD Input Control signal for MPU to read data from the M66335 WR Input Address signal for MPU to write data to the M66335 A0 to A4 Input Address signal to access various registers inside the M66335 Others Vcc — Positive power supply pin GND — GND pin TESTI, 0 to 6 Input Test input pin. Hold this at "L". TESTO Output Test output pin. Set this open. Power supply AVcc — Analog power supply pin (rated supply voltage: 5 V) GND ACND — Analog ground pin DVcc — Digital power supply pin (rated supply voltage: 5 V) GND — Analog ground pin DRND — Analog ground pin DRND — Digital power supply pin (rated supply voltage: 5 V)		DAK	Input	DMA acknowledge signal from the external DMA controller in response to the above DRQ signal
ACCK Output Single-line cycle clock MPU interface RESET Input Input of the system reset. The cycle counter, register, F/F, and latch are reset. CS Input Control signal for MPU to access the M66335 RD Input Control signal for MPU to read data from the M66335 WR Input Address signal to access various registers inside the M66335 A0 to A4 Input Address signal to access various registers inside the M66335 Others Vcc — Positive power supply pin GND — GND pin TESTI, 0 to 6 Input Test input pin. Hold this at "L". TESTO Output Test output pin. Set this open. Power AGND — Analog power supply pin (rated supply voltage: 5 V) GND — Digital power supply pin (rated supply voltage: 5 V) GND — Digital ground pin DGND — Digital ground pin DGND — Digital ground pin DGND — Digital ground pin Sensor signal control care input through capacity coupling and those from CIS, with no clamping levels, are input directly.) Cain Control LEVAJ Input Pin to control the DC level of output signals of the gain control circuit. The output voltage, V _{GCAO} , is obtained by the following equation: V _{GCAO} = V _{LEVAJ} + G _V × V _{IN} , where, V _{LEVAJ} voltage at LEVAJ V _{IN} is the signal element corresponding to the signal level clamped through the input clamping circuit for CCD • CIS3 input or to the GND level for CIS1 • CIS2 input.		INT	Output	Single-line termination interrupt
MPU interface RESET	Clock	SYSCK	Input	System clock input pin
MPU interface RESET		ACCK	Output	
CS		RESET	<u> </u>	Input of the system reset. The cycle counter, register, F/F, and latch are
RD		CS	Input	Chip select signal for MPU to access the M66335
WR Input Control signal for MPU to write data to the M66335 A0 to A4 Input Address signal to access various registers inside the M66335 D0 to D7 Input/Output 8-bit two way buffer Others Vcc — Positive power supply pin GND — GND pin TESTI, 0 to 6 Input Test input pin. Hold this at "L". TESTO Output Test output pin. Set this open. Power supply AVcc — Analog power supply pin (rated supply voltage: 5 V) supply DVcc — Digital power supply pin (rated supply voltage: 5 V) GND AGND — Analog ground pin DGND — Digital ground pin Sensor signal input part Pin to input analog signals output from CCD or CIS (Signals from CCD are input through capacity coupling and those from CIS, with no clamping levels, are input directly.) Gain control C1, C2 Input Pin to control the DC level of output signals of the gain control circuit. The output voltage, V _{GCAO} , is obtained by the following equation: V _{GCAO} = V _{LEVAJ} + G _V × V _{IN} , where, V _{LEVAJ} coltage at LEVAJ V _{IN} : input signal Gereal Capacity coupling in the signal level clamped through the input clamping circuit for CCD • CIS3		RD	<u> </u>	
A0 to A4 Input Address signal to access various registers inside the M66335 Do to D7 Input/Output 8-bit two way buffer		WR	Input	
D0 to D7		A0 to A4	<u> </u>	
Others V _{CC} — Positive power supply pin GND — GND pin TESTI, 0 to 6 Input Test input pin. Hold this at "L". TESTO Output Test output pin. Set this open. Power supply AV _{CC} — Analog power supply pin (rated supply voltage: 5 V) GND AGND — Digital power supply pin (rated supply voltage: 5 V) GND AGND — Analog ground pin Sensor signal input part Pin to input analog signals output from CCD or CIS (Signals from CCD are input through capacity coupling and those from CIS, with no clamping levels, are input directly.) Gain control C1, C2 Input Pin to control the frequency characteristic of the gain control circuit Circuit LEVAJ Input Pin to control the DC level of output signals of the gain control circuit. The output voltage, V _{GCAO} , is obtained by the following equation: V _{GCAO} = V _{LEVAJ} : voltage at LEVAJ V _{IN} , where, V _{LEVAJ} : voltage at LEVAJ V _{IN} is the signal element corresponding to the signal level clamped through the input clamping circuit for CCD • CIS3 input or to the GND level for CIS1 • CIS2 input.		D0 to D7	Input/Output	
GND	Others	V _{CC}		Positive power supply pin
TESTO Output Test output pin. Set this open. Power supply DV _{CC} — Analog power supply pin (rated supply voltage: 5 V) BOND AGND — Digital power supply pin (rated supply voltage: 5 V) Analog ground pin DGND — Digital ground pin Sensor signal input part Gain control circuit Circuit Circuit The output voltage, V _{GCAO} , is obtained by the following equation: V _{GCAO} = V _{LEVAJ} : voltage at LEVAJ V _{IN} : input signal Gv: gain of the gain control circuit V _{IN} is the signal element corresponding to the signal level clamped through the input clamping circuit for CCD • CIS3 input or to the GND level for CIS1 • CIS2 input.			_	GND pin
TESTO Output Test output pin. Set this open. Power supply DV _{CC} — Analog power supply pin (rated supply voltage: 5 V) BOND AGND — Digital power supply pin (rated supply voltage: 5 V) Analog ground pin DGND — Digital ground pin Sensor signal input part Gain control circuit Circuit Circuit The output voltage, V _{GCAO} , is obtained by the following equation: V _{GCAO} = V _{LEVAJ} : voltage at LEVAJ V _{IN} : input signal Gv: gain of the gain control circuit V _{IN} is the signal element corresponding to the signal level clamped through the input clamping circuit for CCD • CIS3 input or to the GND level for CIS1 • CIS2 input.		TESTI, 0 to 6	Input	Test input pin. Hold this at "L".
Power supply AV _{CC} — Analog power supply pin (rated supply voltage: 5 V) GND DV _{CC} — Digital power supply pin (rated supply voltage: 5 V) GND — Analog ground pin Sensor signal input part AIN Input Pin to input analog signals output from CCD or CIS (Signals from CCD are input through capacity coupling and those from CIS, with no clamping levels, are input directly.) Gain control control C1, C2 Input Pin to control the frequency characteristic of the gain control circuit. Circuit LEVAJ Input Pin to control the DC level of output signals of the gain control circuit. Circuit The output voltage, V _{GCAO} , is obtained by the following equation: V _{GCAO} = V _{LEVAJ} + G _V × V _{IN} , where, V _{LEVAJ} : voltage at LEVAJ V _{IN} : input signal Gv: gain of the gain control circuit V _{IN} is the signal element corresponding to the signal level clamped through the input clamping circuit for CCD • CIS3 input or to the GND level for CIS1 • CIS2 input.		TESTO	Output	Test output pin. Set this open.
supply DV _{CC} — Digital power supply pin (rated supply voltage: 5 V) GND AGND — Analog ground pin DGND — Digital ground pin Sensor signal signal soutput from CCD or CIS (Signals from CCD are input through capacity coupling and those from CIS, with no clamping levels, are input directly.) Gain control control C1, C2 Input Pin to control the frequency characteristic of the gain control circuit. Circuit LEVAJ Input Pin to control the DC level of output signals of the gain control circuit. The output voltage, V _{GCAO} , is obtained by the following equation: V _{GCAO} = V _{LEVAJ} + G _V × V _{IN} , where, V _{LEVAJ} : voltage at LEVAJ V _{IN} : input signal G _V : gain of the gain control circuit V _{IN} is the signal element corresponding to the signal level clamped through the input clamping circuit for CCD • CIS3 input or to the GND level for CIS1 • CIS2 input.	Power	AV _{CC}	<u> </u>	
GND AGND — Digital ground pin Sensor signal input part Pin to input analog signals output from CCD or CIS (Signals from CCD are input through capacity coupling and those from CIS, with no clamping levels, are input directly.) Gain C1, C2 Input Pin to control the frequency characteristic of the gain control circuit Control circuit Pin to control the DC level of output signals of the gain control circuit. The output voltage, V _{GCAO} , is obtained by the following equation: V _{GCAO} = V _{LEVAJ} + G _V × V _{IN} , where, V _{LEVAJ} : voltage at LEVAJ V _{IN} : input signal G _V : gain of the gain control circuit V _{IN} is the signal element corresponding to the signal level clamped through the input clamping circuit for CCD • CIS3 input or to the GND level for CIS1 • CIS2 input.	supply		_	
DGND — Digital ground pin Sensor signal input part Gain C1, C2 Input Pin to control the frequency characteristic of the gain control circuit Circuit Pin to control the DC level of output signals of the gain control circuit. The output voltage, V _{GCAO} , is obtained by the following equation: V _{GCAO} = V _{LEVAJ} : voltage at LEVAJ V _{IN} : input signal Gy: gain of the gain control circuit V _{IN} is the signal element corresponding to the signal level clamped through the input clamping circuit for CCD • CIS3 input or to the GND level for CIS1 • CIS2 input.	GND		_	
Sensor signal input Pin to input analog signals output from CCD or CIS (Signals from CCD are input through capacity coupling and those from CIS, with no clamping levels, are input directly.) Gain C1, C2 Input Pin to control the frequency characteristic of the gain control circuit EVAJ Input Pin to control the DC level of output signals of the gain control circuit. The output voltage, V _{GCAO} , is obtained by the following equation: V _{GCAO} = V _{LEVAJ} : voltage at LEVAJ V _{IN} : input signal G _V : gain of the gain control circuit V _{IN} is the signal element corresponding to the signal level clamped through the input clamping circuit for CCD • CIS3 input or to the GND level for CIS1 • CIS2 input.		DGND	_	
signal input part are input through capacity coupling and those from CIS, with no clamping levels, are input directly.) Gain C1, C2 Input Pin to control the frequency characteristic of the gain control circuit LEVAJ Pin to control the DC level of output signals of the gain control circuit. The output voltage, V_{GCAO} , is obtained by the following equation: $V_{GCAO} = V_{LEVAJ} + G_V \times V_{IN},$ where, V_{LEVAJ} : voltage at LEVAJ V_{IN} : input signal G_V : gain of the gain control circuit V_{IN} is the signal element corresponding to the signal level clamped through the input clamping circuit for CCD \bullet CIS3 input or to the GND level for CIS1 \bullet CIS2 input.	Sensor	AIN	Input	Pin to input analog signals output from CCD or CIS (Signals from CCD
control circuit Din to control the DC level of output signals of the gain control circuit. The output voltage, V_{GCAO} , is obtained by the following equation: V_{GCAO} = V_{LEVAJ} + G_V \times V_{IN}, where,	input part			clamping levels, are input directly.)
circuit The output voltage, V_{GCAO} , is obtained by the following equation: $V_{GCAO} = V_{LEVAJ} + G_V \times V_{IN},$ where, $V_{LEVAJ} \colon \text{voltage at LEVAJ}$ $V_{IN} \colon \text{input signal}$ $G_V \colon \text{gain of the gain control circuit}$ $V_{IN} \text{ is the signal element corresponding to the signal level clamped}$ through the input clamping circuit for CCD \bullet CIS3 input or to the GND level for CIS1 \bullet CIS2 input.	Gain	C1, C2	Input	Pin to control the frequency characteristic of the gain control circuit
$V_{GCAO} = V_{LEVAJ} + G_V \times V_{IN},$ where, $V_{LEVAJ} : \text{voltage at LEVAJ}$ $V_{IN} : \text{input signal}$ $G_V : \text{gain of the gain control circuit}$ $V_{IN} \text{ is the signal element corresponding to the signal level clamped}$ through the input clamping circuit for CCD \bullet CIS3 input or to the GND level for CIS1 \bullet CIS2 input.		LEVAJ	Input	Pin to control the DC level of output signals of the gain control circuit.
$V_{\text{IN}}\text{: input signal} \\ G_{\text{V}}\text{: gain of the gain control circuit} \\ V_{\text{IN}}\text{ is the signal element corresponding to the signal level clamped} \\ \text{through the input clamping circuit for CCD} \bullet \text{CIS3 input or to the GND} \\ \text{level for CIS1} \bullet \text{CIS2 input.} \\$	circuit			$V_{GCAO} = V_{LEVAJ} + G_V \times V_{IN}$
V _{IN} is the signal element corresponding to the signal level clamped through the input clamping circuit for CCD • CIS3 input or to the GND level for CIS1 • CIS2 input.				-
V _{IN} is the signal element corresponding to the signal level clamped through the input clamping circuit for CCD ● CIS3 input or to the GND level for CIS1 ● CIS2 input.				
· · · · · · · · · · · · · · · · · · ·				V _{IN} is the signal element corresponding to the signal level clamped through the input clamping circuit for CCD ◆ CIS3 input or to the GND
GCAO Output Signal output pin of the gain control circuit		GCAO	Output	Signal output pin of the gain control circuit

Pin Description (cont.)

Item	Pin Name	Input/Output	Function
Black level clamping	BCMI	Input	Signal input pin to the black clamping circuit. Use this with capacity coupling with the GCAO pin.
circuit	BCMV	Input	Pin to set the black level clamping voltage. Sets the black level of signals output from the BCMO pin for CCD signal processing.
	ВСМО	Output	Signal output pin of the black level clamping circuit
A/D converter	Vri+	Input	Output of the circuit to generate the A/D full-scale point reference voltage (3.8 V). Connected with VWL through the buffer inside the IC. To change the A/D reference voltage range, input a DC voltage from this pin.
	Vri–	Input	Output of the circuit to generate the A/D zero point reference voltage (1.8 V). Connected with VBL through the buffer inside the IC. To change the A/D reference voltage range, input a DC voltage from this pin.
	ADIN	Input	Signal input pin to the A/D converting circuit. Use this by connecting with the BCMO pin for CCD or with the GCAO pin for CIS. Input signals in the voltage range (1.8 V to 3.8 V) set through VWL and VBL.
	VWL	Output	Output of the circuit generating the A/D full-scale reference voltage (3.8 V). Connected inside the IC with the A/D converter.
	VBL	Output	Output of the circuit generating the A/D zero point reference voltage (1.8 V). Connected inside the IC with the A/D converter.

Absolute Maximum Ratings

 $(Ta = -20 \text{ to } +75^{\circ}\text{C}, \text{ unless otherwise noted})$

Item	Symbol	Ratings	Unit
Supply voltage	V _{CC}	-0.3 to +6.5	V
Input voltage	V _I	-0.3 to V _{CC} + 0.3	V
Output voltage	Vo	0 to V _{CC}	V
Analog supply voltage	AV _{CC}	$V_{CC} - 0.3$ to $V_{CC} + 0.3$	V
Supply voltage	DV _{CC}	$V_{CC} - 0.3$ to $V_{CC} + 0.3$	V
Reference voltage (white)	V _{WL}	-0.3 to AV _{CC} + 0.3	V
Reference voltage (black)	V_{BL}	-0.3 to AV _{CC} + 0.3	V
Analog input voltage	V _{AIN}	-0.3 to AV _{CC} + 0.3	V
Storage temperature	Tstg	−55 to +150	°C

Recommended Operational Conditions

Item	Symbol	Min	Тур	Max	Unit
Supply voltage (for the digital system component)	V _{CC}	4.75	5.0	5.25	V
GND voltage	GND	_	0.0	_	V
Input voltage	Vı	0	_	V _{CC}	V
Analog supply voltage	AV _{CC}	4.75	5.0	5.25	V
Analog GND voltage	A _{GND}	_	0.0	_	V
Supply voltage (for the digital system component)	DV _{CC}	4.75	5.0	5.25	V
GND voltage	D _{GND}	_	0.0	_	V
Input range: $V_{WL} \le AV_{CC}$; $V_{BL} \ge A_{GND}$	V _{AIN}	1.8	2.0	2.2	Vp-p
Operating temperature	Topr	-20	_	+75	°C

Note: Connect the analog system component and the digital system component separately to power supply on the evaluation board for noise prevention.

Electrical Characteristics

(Ta = -20 to +75°C, V_{CC} = 5 V \pm 5%, unless otherwise noted)

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
"H" input voltage	V _{IH}	2.0		_	V	
"L" input voltage	V_{IL}	_		0.8	V	
Positive direction input threshold	VT+	_	1	2.4	V	
Negative direction input threshold	VT-	0.6	1	_	V	
Hysteresis value	V _H	_	0.2	_	V	
"H" output voltage	V _{OH}	V _{CC} - 0.8	-	_	V	$I_{OH} = -12 \text{ mA}$
"L" output voltage	V _{OL}	_	1	0.55	V	I _{OL} = 12 mA
"H" output voltage	V _{OH}	V _{CC} - 0.8	1	_	V	$I_{OH} = -4 \text{ mA}$
"L" output voltage	V _{OL}	_	-	0.55	V	$I_{OL} = 4 \text{ mA}$
"H" input current	I _{IH}			1.0	mA	V _{CC} = 5.25 V
				1.0	ША	V _I = 5.25 V
"L" input current	I _{IL}	_	_	-1.0	mA	$V_{CC} = 5.25 \text{ V}$
				1.0	1117 ($V_I = 0 V$
"H" input current in the off state	I _{OZH}	_	_	5.0	mA	$V_{CC} = 5.25 \text{ V}$
				0.0	1117 (V _O = 5.25 V
"L" input current in the off state	I _{OZL}	_	_	-5.0	mA	$V_{CC} = 5.25 \text{ V}$
					110 ($V_O = 0 V$
Analog input current	I _{AIN}	_	_	1.0	mA	
Reference resistance	R_L	_	120	_	Ω	
Differential non-linear error	Ed	_	±1.0	_	LSB	
Static current dissipation	I _{CCS}		21	35	mA	$V_{CC} = 5.25 \text{ V}$
(during standby)			۷1	33	ША	$V_I = V_{CC}$, GND

Timing Conditions

(Ta = -20 to +75°C, V_{CC} = 5 V \pm 5%, unless otherwise noted)


Item		Symbol	Min	Тур	Max	Unit
System clock cycle		t _{c (SYS)}	50	_	_	ns
System clock "H" pulse wi	dth	t _{w+ (SYS)}	25	_	_	ns
System clock "L" pulse wid	dth	t _{w- (SYS)}	25	_	_	ns
System clock rise time		t _{r (SYS)}	_	_	20	ns
System clock fall time		t _{f (SYS)}	_	_	20	ns
Read pulse width		t _{w (RD)}	100	_	_	ns
Set-up time before read	CS	t _{su (CS-RD)}	20	_	_	ns
Set-up time before read	A0 to A4	t _{su (A-RD)}	20	_	_	ns
Set-up time before read	DAK	t _{su (DAK-RD)}	20	_	_	ns
Hold time after read	CS	t _{h (RD-CS)}	10	_	_	ns
Hold time after read	A0 to A4	t _{h (RD-A)}	10	_	_	ns
Hold time after read	DAK	t _{h (RD-DAK)}	10	_	_	ns
Write pulse width		t _{w (WR)}	100	_	_	ns
Set-up time before write	CS	t _{su (CS-WR)}	20	_	_	ns
Set-up time before write	A0 to A4	t _{su (A-WR)}	20	_	_	ns
Set-up time before write	D0 to D7	t _{su (D-WR)}	50	_	_	ns
Hold time after write	CS	t _{h (WR-CS)}	20	_	_	ns
Hold time after write	A0 to A4	t _{h (WR-A)}	10	_	_	ns
Hold time after write	D0 to D7	t _{h (WR-D)}	0	_	_	ns
Hold time after STIM	SRDY	t _{h (STIM} -SRDY)	0	_	_	ns

Switching Characteristics

(Ta = -20 to +75°C, $V_{CC} = 5$ V \pm 5%, unless otherwise noted)

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Enable time for data output	t _{PZL (RD-D)}	_	_	75	ns	C _L = 150 pF
after read	t _{PZH (RD-D)}				ns	
Disable time for data output	t _{PLZ} (RD-D)	10	_	50	ns	
after read	t _{PHZ (RD-D)}				ns	
Propagation time of DRO output after read	t _{PHL} (RD-DRO)	_	_	50	ns	C _L = 50 pF


Test Circuit



Item	SW1	SW2
t _{PLH} , t _{PHL}	Open	Open
t _{PLZ}	Closed	Open
t _{PHZ}	Closed	Closed
t _{PZL}	Closed	Open
t _{PZH}	Open	Closed

- (1) Characteristics (10% to 90%) of the pulse generator (PG): t_r = 3 ns; t_f = 3 ns
- (2) Capacitance C_L (= 150 pF) includes the stray capacitance of connections and input capacitance of the probe.

System Clock



(1) Operation Mode


The M66335 has three basic operations.

- Peak value detection: Adjusting the peak value of analog signals output from the analog circuit to the white reference voltage (VWL) of the A/D converter built in the M66335.
- Generation of data for uniformity correction: Generating data on a white reference original sheet for uniformity correction by the sensor unit and writing them to the memory for correction built-in the M66335.
- Read: Reading original sheets, performing image processing of the read image data, and outputting in serial or parallel the indicated converted binary data.

The M66335 is capable of performing the DMA transfer of multivalued data (6-bit data = D7 to D2, D1 = D0 = 0) after correction about uniformities.

These three basic operations are performed in the following mode sequences for the CCD sensor and CIS sensor. The sensor is set through the register 00 (SENS).

For the CCD Sensor



The peak value of the 16 line cycle is detected by setting the AGC command in the register 00 at "H".

To escape this mode, set the AGC command at "L" after a 20 line cycle (or a cycle of 16 lines or more) passed since the start.


This operation mode is started by setting the UNIF command in the register 00 at "H" after setting UMODE: "H" (white correction) in the register 00 and UNIFM: "L" (only white correction) in the register 01.

Starting by the UNIF command also makes the system generate data for non-uniformity correction for white correction (for the 8 line cycle).

To escape this mode, set the UNIF command at "L" after a 10 line cycle (or a cycle of 8 lines or more) passed since the start.

The read operation mode is started by setting the SCAN command in the register 00 at "H". To escape this mode, set the SCAN command at "L".

For the CIS Sensor



The peak value of the 16 line cycle is detected by setting the AGC command in the register 00 at "H".

To escape this mode, set the AGC command at "L" after a 20 line cycle (or a cycle of 16 lines or more) passed since the start.

When this operation mode is started by the UNIF command after setting UMODE: "L" (black correction) in the register 00 and UNIFM: "H" (black and white correction) in the register 01, the system also generates black data for non-uniformity correction for black correction (for the 8 line cycle).

To escape this mode, set the UNIF command at "L" after a 10 line cycle (or a cycle of 8 lines or more) passed since the start.

In the case of only white correction, the setting is not necessary. Follow the instruction below.


When this operation mode is started by the UNIF command in the register 00 after setting UMODE: "H" (white correction) in the register 00 and UNIFM: "L" (only white correction) in the register 01, the system also generates white data for non-uniformity correction for white correction (for the 8 line cycle).

To escape this mode, set the UNIF command at "L" after a 10 line cycle (or a cycle of 8 lines or more) passed since the start.


The reading operation is started by setting the SCAN command in the register 00 at "H". To escape this mode, set the SCAN mode at "L".

The signal operations and data flow in each basic operation are shown in the page 9 and 10, and the flowchart is in the page 26 and 27.


Operations of Signals in the Peak Value Detection Operation




Flow of Data in the Creation of Data for Uniformity Correction




Flow of Data in the Reading Operation (for Output in Serial: Binary Data)



Flow of Data in the Reading Operation (for Output in Parallel: Binary Data)



Flow of Signals in the Reading Operation (for Multivated Data)



(2) Line Cycle and Reading Sequence

The relationship between the line cycle and the reading sequence of the M66335 is shown in figure 1.

The relationship between the CODEC interface operations and the reading sequence is shown in figure 2 and that between the DMA interface operations and the reading sequence is shown in figure 3.

• Single-line cycle (1/ACCK)

Defines the processing time per line of the M66335.

The single-line cycle is decided by the line cycle counter value registers 03 and 04 (PRE_DATA), and the pixel transfer clock.

The pixel transfer clock is 1/16 of SYSCK.

- 1 line cycle (1/ACCK) [NS]
- = line cycle counter value × pixel transfer clock cycle [NS]
- = (PRE_DATA + 1) × pixel transfer clock cycle [NS]
- $= (PRE_DATA + 1) \times 16/SYSCK [NS]$

After loading the PRE_DATA value, the line cycle counter generates the addresses of the following gate signals while counting down with the pixel transfer clock.

Sensor start pulse (SH)

Image sensor start pulse. The point of the start pulse is decided by the uniformity correction range (UNIFG) and the value of the register 05.

[ST_PL]

The ST_PL value must be set according to the following formulas for each image sensor type.

CCD: ST_PL = dummy pixels of the sensor + 2

CIS: ST PL = 2

• Uniformity correction range (UNIFG)

Defines the range where uniformity correction is performed. This range corresponds to the width of the sensor (B4 to A4).

For the relationship between the sensor width and the uniformity correction range, see table 2.

• AGC range (AGCG)

Defines the range where peak value detection is performed. This range corresponds to the sensor width (B4 to A4). Auto gain control is performed for the whole width of the sensor (solid line) in the AGC mode and for the narrower width (dashed line) than the sensor width in the SCAN mode.

For the relationship between the sensor width and the AGC range, see table 2.

• Original sheet reading width

Defines the reading width for original sheets.

For original sheet widths narrower than the sensor width, the reading range (dashed line) is set, using the sensor center as the base center point. Therefore, the points for the original sheet should be based on the sensor center. For the relationship between the sensor width and the original sheet reading width, see table 3.

• Pulse motor control signal (PTIM)

Generates control signals for the pulse motor for the reading roller.




Figure 1 Line Cycle and the Reading Sequence




Figure 2 CODEC Interface Operations and the Reading Sequence (Binary Data Output: Serial Output)




Figure 3 DMA Interface Operations and the Reading Sequence (Multivated Data Output)


Table 2 Gate Signal Ranges for the Sensor Widths

	Sensor Width			
Gate Signal		Resolution	B4	A4
Uniformity correction ra	ange (UNIFG)	200 dpi	2103/55	1943/215
		400 dpi	4207/111	3887/431
AGC range (AGCG)	AGC mode	200 dpi	2103/55	1943/215
		400 dpi	4207/111	3887/431
	SCAN mode	200 dpi	2018/130	1584/564
		400 dpi	4037/261	3169/1129

Table 3 Original Sheet Reading Widths According to the Original Sheet Widths for the Sensor Widths

	Sensor Width			
Original Sheet Width		Resolution	B4	A4
B4		200 dpi	2102/54	_
		400 dpi	4206/110	
A4		200 dpi	2102/54	1942/214
		400 dpi	4206/110	3886/430

When original sheets narrower than the sensor width, cut out the original sheet width with the registers 11 to 14. (OFFSET, OUTLENGTH): (Region designation function)



(3) Image Processing Function

The M66335 converts image signals input from the image sensor into binary data. This includes the simple conversion of characters and the change of images with various densities into pseudo-half-tone.

Before the conversion, distortions and characteristic degradations which signals from the image sensor almost always have must be corrected or compensated.

Image zone separation must also be performed to realize optimal conversion-to-binary of the image for the possible shortest transmission time.

Functions required for image processing are as follows.

- Peak value detection
- Uniformity correction
- Resolution change (enlargement, reduction and averaging)
- MTF compensation
- γ correction
- Background/character level detection (simple conversion to binary)
- Change to pseudo-halftone
 - Organized dither
 - Error diffusion
- Image zone separation
- Designation of regions

Peak Value Detection

Because the A/D converter of the M66335 uses the input dynamic range at 2 Vp-p, the reference voltages (V_{WL} , V_{BL}) corresponding to the peak value are fixed. The peak value of analog signals output from the analog processing circuit must be detected before those signals are input to the A/D converter in order to adjust the analog signal peak value to the full-scale value of the converter.

The peak value detection is performed by reading white data from the sensor in the AGC mode selected from its three modes (AGC, UNIF and SCAN) of the M66335.

As shown in figure 4, preprocessing of peak value detection to increase the gain at the gain control is performed for a 8 line cycle and gain control processing to decrease the gain when the A/D converter over-flows is performed for another 8 line cycle after the start command (register 00: AGC) in the AGC mode.

As a result, the gain changes as shown in figure 5.




Figure 4 Peak Value Detection




Figure 5 Changes of the Gain in Peak Value Detection

Uniformity Correction

Uniformity correction is to correct shading distortion due to less light at each end of the light source and faded light around the lens, or high frequency distortion due to characteristic variations pixel by pixel in the image sensor.

As shown in figure 7, the M66335 makes blocks each of two pixels, creates a set of uniformity correction data for each block, and write them to the built-in correction memory (SRAM: $1024 \text{ word} \times 6 \text{ bits}$) in the UNIF mode selected from its three modes (AGC, UNIF and SCAN).

The correction data created each for two pixels are read from the built-in correction memory to correct the input image data consecutively in the SCAN mode. With the register 01 (UNIFS) set at "1", the uniformity is not implemented.

With the register 02 (RES) set at "1", uniformity correction is performed on a block for 4 pixels.

For uniformity correction, white correction or the combination of black correction and white correction can be selected according to the types of image sensors as shown in table 4.

This is set in the register 00 (SENS, UMODE) and register 01 (UNIFM).

To perform both black correction and white correction, the black correction must be done first.

The M66335 implements the correction in the correction range of 50% as shown in figure 7. If a set of white correction data is beyond the correction range of 50%, the correction are not exactly performed as shown in figure 7. Therefore, ensure that input signals are within the range.




Figure 6 Waveform of White Data Output from the Image Sensor

Table 4 Uniformity Correction due to the Image Sensor

		Register					
Image Sensor	Correction	Type of the Sensor Register 00 (SENS)	Creation of Uniformity Correction Data Register 00 (UMODE)	Selection of Correction Mode Register 01 (UNIFM)			
CCD	White correction	0	1	0			
CIS	White correction	1	1	0			
	Black correction White correction	1	Period of black correction: 0 Period of white correction: 1	1			




Figure 7 Uniformity Correction

Resolution Change

Resolution change is controlled through H/W in the horizontal scanning direction and through S/W in the vertical scanning direction.

The sequence for resolution change is shown in figure 8.

Horizontal Scanning Direction

The scaling factor is written from the register 15 (CNV_D) to the built-in resolution change memory (100 W \times 1 bit) bit by 100 operations.

MSSEL of the register 6 must be set at "0" (which specifies the horizontal scanning direction) before the scaling factor is written in the memory.

The procedure to specify CNV_D is as follows.

In the Case of Reduction

Data written in the resolution change memory have the following meaning.

"0": 1 pixel is output.

"1": No pixel is output.

(Example of reduction to 75%)

75 0's and 25 1's are written in the memory. The intervals of 1's should be as equal as possible to obtain the image with better quality.

In the Case of Enlargement

Data written in the resolution change memory have the following meaning.

"0": 1 pixel is output.

"1": 2 pixels are output.

(Example of enlargement to 150%)

50 0's and 50 1's are written in the memory. The intervals of 1's should be as equal as possible to obtain the image with better quality as in the reduction.



Vertical Scanning Direction

Processing of lines to implement the scaling factor in the vertical scanning direction is decided for each line through the register.

MSSEL of the register 6 must be set at "1" (which specifies the vertical scanning direction), and either "0" or "1" written in the register 15 (CNV_D) before the processing of each line.

The timing for this setting is in the period between the first transition of the INT signal (synchronized with that of ACCK) and that of the SH signal (the start of taking the SRDY signal in).

The procedure to specify CNV_D is as follows.

In the Case of Reduction

CNV_D indicates the current line read.

"0": 1 line of data are output.

"1": No line of data are output.

In the Case of Enlargement

CNV_D indicates the next line read.

"0": 1 line of data are output with PTIM generated (paper driven).

"1": 1 line of data are output with PTIM generated (paper not driven).

(Paper not driven: the same line is read again.)





Figure 8 Sequence of Resolution Change Setting

Use the PTIMB signal as control signals for the pulse motor for the reading roller. The sequence for reduction is shown in figure 9 and that for enlargement in figure 10.



- 1. At the initial setting, the enlargement/reduction setting (CNV_D) in horizontal scanning is implemented. Then, after the system is switched into the setting mode for enlargement/reduction in vertical scanning, the first line is set.
- 2. With a ↓ flow of ACCK, the SCAN command is taken in, when the system comes into the standby mode for SRDYB. (START: H)
- 3. With a ↑ flow of SH, SRDYB: L is taken in, when scanning starts and PTIMB is output. (SSCAN: H)
- 4. During the period that STIMB is at L, converted binary data are output while the data for reduced lines are not output because STIMB for them are at H.
- 5. With a ↑ flow of ACCK, SRDYB: H is taken in, when the reading of the single line is completed. (SSCAN: L)
- 6. With a ↓ flow of SSCAN, INT is asserted. (INT: H)
- 7. With CPU ready for reading the next line, the enlargement/reduction setting (CNV_D) in vertical scanning is implemented; INTCLR is generated; INT is negated; and then SRDYB is set at L.




Figure 9 Reduction Processing Sequence

- 1. At the initial setting, the enlargement/reduction setting (CNV_D) in horizontal scanning is implemented. Then, after the system is switched into the setting mode for enlargement/reduction in vertical scanning, the first line is set.
- 2. With a ↓ flow of ACCK, the SCAN command is taken in, when the system comes into the standby mode for SRDYB. (START: H)

 3. With a ↓ flow of SH, SRDYB: L is taken in, when scanning starts and PTIMB is output while it is not output for enlarged lines. (SSCAN: H)
- 4. During the period that STIMB is at L, converted binary data are output.
- 5. With a ↑ flow of ACCK, SRDYB: H is taken in, when the reading of the single line is completed. (SSCAN: L)
- 6. With a ↓ flow of SSCAN, INT is asserted. (INT: H)
- 7. With CPU ready for reading the next line, the enlargement/reduction setting (CNV_D) in vertical scanning is implemented; INTCLR is generated; INT is negated; and then SRDYB is set at L.

Figure 10 Enlargement Processing Sequence

MTF Compensation

As shown in figure 11, image data of characters or pictures photoelectrically converted by the sensor unit show degradation in resolution.

MTF compensation function of the M66335 restores the resolution of those data and expands the apparent dynamic range by strengthening the high-pass frequency constituent with the Laplacian filter.




Figure 11 MTF Compensation

γ Correction

 γ correction according to the sensitivity characteristics (logarithmic characteristics) of human eyes is implemented to approximate the image data to natural images.

To do this, the M66335 writes the γ correction table to the built-in SRAM and read the corrected values corresponding to read image data values from the SRAM.

 $\gamma = 0.45$ is considered to be the optimal for γ correction for thermal head printers. Figure 12 shows a characteristics example at $\gamma = 0.45$.

 γ correction processing is set through the register 06: GAMMA as follows.

GAMMA: 00

GAMMA: 01 γ = conversion table value

GAMMA: 10 $\gamma = 1$ for image zone separation (character)

 γ = conversion table value for image zone separation (photo)

GAMMA: 11 γ = conversion table value for image zone separation (character)

 $\gamma = 1$ for image zone separation (photo)

For the procedures of inputting/outputting of data, refer to the section on writing to/reading from the γ correction memory.





Figure 12 γ Correction by Means of the Conversion Table



IF (DIN < Dlow)
$$Dout = 0$$
IF (Dlow \leq DIN < Dup)
$$Dout = \left(\frac{DIN - Dlow}{Dup - Dlow}\right)^{\gamma}$$
IF (Dup \leq DIN)
$$Dout = 1.0$$

Background/Character Level Detection

The M66335 uses not the fixed threshold system but the floating threshold system, where the optimal threshold for simple conversion-to-binary of objective pixels are continually generated by constantly detecting background/character levels.

Accordingly, the threshold value proper for image data is generated without processing the data.

The threshold value is used for the areas to be converted to binary when simple conversion-to-binary or image zone separation is selected as the mode of conversion to binary in reading data.

: register 07 (MODE)

· Background level counter

When image data greater (lighter in light) than the current value are input, this counter counts up to approximate to the data.

When image data smaller (darker in light) than the current value are input, this counter counts down to approximate to the data.

- Setting of the rate of count-up/count-down following data input: register 0C (MAX_UP, MAX_DOWN)
- Setting of the lowest limit for background levels: register 0E (LL_MAX)

Character level counter

When image data greater (lighter in light) than the current value are input, this counter counts up to approximate to the data.

When image data smaller (darker in light) than the current value are input, this counter counts down to approximate to the data.

- Setting of the rate of count-down following data input: register 0C (MIN_UP)
- Setting of the highest limit for character levels: register 0D (UL_MIN)




Figure 13 Background/Character Levels

Error Diffusion

The error diffusion, which is a conditional determination method, locally diffuses density errors between the original image and the result to obtain the best approximation. This generates images with good compatibility of gradation and resolution.

This is operated by selecting the error diffusion in conversion-into-binary mode selection.

: register 07 (MODE)

In error diffusion, dithers as well as density errors are added to image data. The dithers are data as commonly used for the dither matrix.

: register 08 (ERROR)

γ correction must be performed in the error diffusion.

· Organized dither

The M66335 has built-in SRAM with a configuration of 64 words \times 6 bits for organized dither memory. In the initial setting, write the threshold value proper for the preferred dither pattern to the dither memory after setting the dither matrix size.

: register 07 (DITH)

: register 10 (DITH_D)

For the procedure of inputting/outputting data, refer to the section on writing to/reading from the dither memory.




Figure 14 Error Diffusion Method

Image Zone Separation

To make data conversion fit for each image zone, a black and white image is separated into the zones to be converted to binary and the gradation zones. The binary zone is processed through simple conversion to binary and the gradation zone through the error diffusion.

: register 08 to 0E




Figure 15 Image Zone Separation

Region Designation Function

The sensor width is fixed for A4 and B4.

The region designation function is to output only the data for a region defined and designated in terms of output data after resolution change (or after uniformity correction for multivalued data).

Registers 11 to 14 (OFFSET, OUTLENGTH)






Figure 16 Cut-out Function

(4) CODEC Interface (Binary Data Output)

Serial Output




Parallel Output



(5) DMA Interface (Multivalued Output)


The DMA transfer of data after non-uniformity correction can be performed by setting P_O) of the register 01: at "1" (existence of DMA output) and M_B of that register at "1" (multivalue). With this setting, neither enlargement, nor reduction, nor 400 dpi of resolution can be set.



- 1. On completion of reading one line, with a \downarrow flow of SSCAN, the reset signal is entered in the DMA counter.
- 2. With a ↑ flow of the reset signal, DRQ shifts to "H", when the DMA transfer becomes ready.
- 3. With DAKB at "L" and a \downarrow flow of RDB, DRQ shifts to "L", when multivalued data are output to D <7:2> during the period that RDB is at "L".
- 4. With a ↑ flow of DAKB, the DMA counter counts up and DRQ shifts to "H", when the DMA transfer becomes ready again.
- 5. The cycle of the above 3 and 4 is repeated until the DMA counter counts up to reach the number of output pixels set in the registers 13 and 14 OUTLENGTH subtracted by one. By that repetitive operation, DMAFIN shifts to "H" to terminate the DMA transfer when it reaches the set number.
- 6. With a \downarrow flow of DMAFIN, INT shifts to "H", when CPU has an interrupt.
- 7. Reading is resumed from the next line by negating the INT signal through the register 17 (INTCLR).

(6) Writing to/Reading from the Dither Memory, γ Correction Memory, Uniformity **Correction Memory, and Resolution Change Memory**

The sequences of writing a dither pattern to and reading it from SRAM with a configuration of 64 words × 6 bits which is built in the M66335 for organized dither are shown below.



- 1. D6 and D5 (DITH) of the register 07 are set to define the dither matrix size.
- 2. D0 (CNTRST) of the register 01 is set at "1" to reset the address counter of the dither memory.
- 3. DITH D is selected in the register 10, and DATA (0) of the MPU bus (D5 to D0) is written in the memory. The address counter of the dither memory is incremented at the edge of the first transition of WR. (For writing)
- 4. DITH_D is selected in the register 10, and DATA (0) of the dither memory is read into the MPU bus (D5 to D0). The address counter of the dither memory is incremented at the edge of the first transition of \overline{RD} . (For reading)

Dither Matrix Addresses

A0	A1	A2	А3
A4	A5	A6	A7
A8	A9	A10	A11
A12	A13	A14	A15

1	v	1	М	atı	rix
4	х	4	IVI	aи	IIX


A0	A1	A2	А3	
A4	A5	A6	A7	
A8	A9	A10	A11	
A12	A13	A14	A15	
A16	A17	A18	A19	
A20	A21	A22	A23	
A24	A25	A26	A27	
A28	A29	A30	A31	

4 × 8 Matrix

A0	A1	A2	А3	A4	A5	A6	A7
A8	A9	A10	A11	A12	A13	A14	A15
A16	A17	A18	A19	A20	A21	A22	A23
A24	A25	A26	A27	A28	A29	A30	A31
A32	A33	A34	A35	A36	A37	A38	A39
A40	A41	A42	A43	A44	A45	A46	A47
A48	A49	A50	A51	A52	A53	A54	A55
A56	A57	A58	A59	A60	A61	A62	A63


8 × 8 Matrix

The sequences of writing γ correction table to and reading it from SRAM with a configuration of 64 words \times 6 bits which is built in the M66335 for γ correction are shown below.




- 1. D0 (CNTRST) of the register 01 is set at "1" to reset the address counter of the γ correction memory.
- 2. GAMMA_D is selected in the register 0F, and DATA (0) of the MPU bus (D5 to D0) is written in the memory. The address counter of the γ correction memory is incremented at the edge of the first transition of WRB. (For writing)
- 3. GAMMA_D is selected in the register 0F, and DATA (0) of the γ correction memory is read into the MPU bus (D5 to D0). The address counter of the γ correction memory is incremented at the edge of the first transition of RDB. (For reading)

Uniformity correction data can be written to and read from SRAM for uniformity correction built in the M66335 through the MPU bus. With this operation, the uniformity data can be temporarily saved in the backup memory when the power is off. The sequences of writing and reading uniformity correction data are shown below.



- 1. "0" (black correction) or "1" (white correction) is set in D1 (Umode) of the register 00.
- 2. D0 (CNTRST) of the register 01 is set at "1" to reset the address counter of the uniformity correction memory.
- 3. UNIF_D is selected in the register 19, and DATA (0) of the MPU bus (D5 to D0) is written in the memory. The address counter of the uniformity correction memory is incremented at the edge of the first transition of WRB. (For writing)
- 4. UNIF_D is selected in the register 19, and DATA (0) of the uniformity correction memory is read into the MPU bus (D5 to D0). The address counter of the uniformity correction memory is incremented at the edge of the first transition of RDB. (For reading)

The sequences of writing a resolution change table to and reading it from SRAM with a configuration of 100 words \times 1 bit which is built in the M66335 for resolution change are shown below.



- 1. "0" (horizontal scan) is set in D7 (MSSEL) of the register 06.
- 2. D0 (CNTRST) of the register 01 is set at "1" to reset the address counter of the resolution change memory.
- 3. CNV_D is selected in the register 15, and DATA (0) of the MPU bus (D0) is written in the memory. The address counter of the resolution change memory is incremented at the edge of the first transition of WRB. (For writing)
- 4. CNV_D is selected in the register 15, and DATA (0) of the resolution change memory is read into the MPU bus (D0). The address counter of the resolution change memory is incremented at the edge of the first transition of RDB. (For reading)

List of the M66335FP Registers

R/W	A4 to A0	Default	D7	D6	D5	D4	D3	D2	D1	D0				
R/W	00H	00H	RESET	SENS	SENS_W	AGC	UNIF	SCAN	UMODE	"L"				
R/W	01H	00H	SOURCE	S/H_W	SH_W	UNIFS	P_O	M_B	UNIFM	CNTRST				
W	02H	00H	RES	LCMPS	BLS	BLCMPS	CCD	CIS3	CIS2	CIS1				
W	03H	00H				PRE_DATA (7:0)								
W	04H	00H				PRE_DATA (13:8)								
W	05H	00H				ST_P	L (7:0)							
W	06H	00H	MSSEL	AVE	CONV	< <1:0>	CONV'	Y <1:0>	GAMM	A <1:0>				
W	07H	00H	POL	DITH	<1:0>	MODE	<1:0>		SLICE <2:0>					
W	08H	00H			ERROF	R <1:0>	MTF_C	C <1:0>	MTF_	<1:0>				
W	09H	00H					SEPA_	_A (5:0)						
W	0AH	00H					SEPA_	_B (5:0)						
W	0BH	00H					SEPA_	_C (5:0)						
W	0CH	00H			MAX_U	P <1:0>	MAX_DO	WN <1:0>	MIN_U	P <1:0>				
W	0DH	1FH					UL_MII	N <5:0>						
W	0EH	20H					LL_MA	X <5:0>						
R/W	0FH	_					GAMMA	_D (5:0)						
R/W	10H	_					DITH_	D (5:0)						
W	11H	00H				OFFSE	T <7:0>							
W	12H	00H					C	FFSET <12:8	3>					
W	13H	00H				OUTLENG	GTH <7:0>							
W	14H	00H					OU ⁻	TLENGTH <1	2:8>					
W	15H	_								CNV_D				
R/W	16H	00H						AGCSTP	SRDYS	SRDYB				
W	17H	_			INTCLR									
R/W	18H	00H				GAIN	<7:0>							
R/W	19H	00H					UNIF_I	D <5:0>						

Register Structure

Address	R/W	Description											
00 _H	R/W	D7	D6	D5	D4	D3	D2	D1	D0				
		RESET		SENS_W	AGC	UNIF	SCAN	UMODE	"L"	(Default value: 00 _H)			
		L		L		<u>l</u>		L		_ `			
		D7	RI	ESET: Sys	stem Rese	et	With D7 = 1, the system is reset during the period that the write pulse is "L". (*) Write only						
		0	Normal me										
		1	Reset mod	de									
							1						
		D6	5	SENS: Ser	sor Type)	1						
		0	CCD										
		1	CIS: (75%	of clock d	uty)		1						
							_						
		D5	D5 SENS_W: Reading Width of the Sensor										
		0	A4		•								
		1	B4										
		D4		AGC: AG	C Mode		Со	ntrols start	stop of	the AGC mode.			
		0	Stop				1						
		1	Start				1						
							<u>-</u>						
		D3		UNIF: UN	IF Mode		Со	ntrols start	stop of	the UNIF mode.			
		0	Stop										
		1	Start										
							_						
		D2	•	SCAN: SC	AN Mode		Со	ntrols start	stop of	the SCAN mode.			
		0	Stop										
		1	Start										
				UMODE: U	Jniformity	y Correcti	tion in the UNIF Mode						
		D1	Black Co	orrection -	+ White C	orrection	On	ly White C	orrection	on			
		0	Black corr	ection									
		1	White corr	ection			Whit	e correction	n				
01 _H	R/W												
JIH	13/ VV	D7	D6	D5	D4	D3	D2	D1	D0	_			
		SOURC	CE S/H_W	S/H_W	UNIFS	P_0	M_B	UNIFM	CNTRS	(Default value: 00 _H)			
		D7	SOUR	CE: Read	ing Width	of the Or	riginal						
		0	A4										
		1	B4										
		D6											
		0	Normal ((quadruple	the syste	m clock cy	cle)						
		1	Normal i	multiplied b	oy 0.5		-						

Address	R/W		Description										
01 _H	R/W	D5		SH W: S	SH Pulse	. Wid	th		1				
		0	Normal (1)	_				
		1	Reverse					,					
						, a a ,	<u> </u>		_				
		D4	UNIF	S: Unifor	mity Co	rrect	ion						
		0	Valid										
		1	Invalid										
		D3					•	ne form o	f LSB and D7 in the				
		0	Without D	MA outp	ut			fo	orm c	of MSB.			
		1	With DMA	Output									
								_					
		D2	M	Mode	lode					ted, data (6-bit) after			
		0	Binary							niformity co MA transfe		can be output through	
		1	Multivalue	9				"	ום טו	via tialisie			
									7				
		D1	UNIF: Uniformity Correction in SCAN										
		-	0 White correction1 Black correction + white correction										
		1	Black cor	rection +	white co	rrection							
			ONTRO	- • • • •				7 v	Vi+h □	20 – 1. tha	oountor	is reset during the	
		D0	CNTRST: Address Counter Reset Normal mode							I that the w		_	
		1	Reset mode								-	esses are reset.	
			1100011110					, (*) Wr	rite only			
02 _H	W	D7	D6	D5	D4	4	D3	Г	02	D1	D0		
		RES	LCMP				CCD		IS3	CIS2	CIS1	(Default value: 00 _H)	
			I	l.		I		I				.,,	
		D7	RE	S: Reso	lution		1 [D6		LCM	PS: Line	Clamping	
		0	200 dpi					0	Inv	alid		,	
		1	400 dpi					1	Val	lid			
									•				
		D5	BLS	S: Bit Cla	mping			D4	В	LCMPS: E	lack Lev	el Line Clamping	
		0	Invalid					0	1	alid			
		1	Valid					1 Valid					
												_	
		D3	D2	D1	D0		Sensors	Coi	npat	ible with I	mage Se	ensor Interfaces	
		0	0	0	1	CIS	1: sens	ors w	ith th	ne input lev	el of 2 V	or higher	
		0	0	1	0	CIS	2: sens	ors w	ith th	ne input lev	el of unc	ler 2 V	
		0	1 0 0 CIS3: sensors capable of line clamping										
		1	0	0	0	CC	D						

Address	R/W	Description										
03 _H	W	D7	D6	D5	D4	D3	D2	D1	D0			
						TA <7:0>	DZ			(Default value: 00 _H)		
		D7 to D	Λ· DDE Ι) ATA 27:05			ita of tha	oinalo lino	ovele ee			
		טו זע	U. PKE_I	DATA <7:0>	the lowes	t order o b	its of the	sirigie-iirie	cycle co	unter value		
04 _H	W	D7	D6	D5	D4	D3	D2	D1	D0			
				(Default value: 00 _H)								
	D5 to D0: PRE_DATA <13:8> the highest order 6 bits of the single-lin											
		20102			- 110 mgm					- Value		
05 _H	W	D7	D6	D5	D4	D3	D2	D1	D0			
					ST_PI	_ <7:0>				(Default value: 00 _H)		
		D7 to D	0: ST PL	_<7:0> start	t pulse pos	ition to the	sensor			_		
				Γ_PL = (dun								
00	14/											
06 _H	W	D7	D6	D5	D4	D3	D2	D1	D0	_		
		MSSEI	L AVE	CC	NVX	CON	N VY	GAN	ИΜА	(Default value: 00 _H)		
		D7	MCCE	'l . lla=!=a=	4al and Va	wiss Catt	·					
		D7	Horizon	L: Horizon	tai and ve	erticai Sett	ing					
		1	Vertical									
		<u> </u>	vertical									
		D6	A\/E. /	voraging F	roossin	\/\he	n "with av	veraging" «	ging" selected: inserted lines are the average of the			
		0	With av	Averaging P	Tocessing							
		1		averaging				prece	preceding one and the current one.			
			************	aro.agg		For r	eduction			nes from removed lines		
								the curre	-	f the removed one and		
			1						DE0			
		D5	D4			ent/Reduc			RES =	1 e setting of 400 dpi,		
		0	0	Original so		Scanning	Direction	11		ment cannot be set.		
		0	1	Enlargeme					J			
		1	0	Reduction								
		1	1									
				CONVY	Fnlargem	ent/Reduc	tion Mo	de				
		D3	D2		_	Scanning						
		0	0	Original so								
		0	1	Enlargeme								
		1	0	Reduction								
		1	1									

Address	R/W									
06 _H	W	D1	D0		GAMMA:	v Correcti	on Proc	essina]
		0	0	Characte	γ , photo: $\gamma = 1$			<u>-</u>		1
		0	1		, photo: $\gamma =$		value			_
		1	0		$\gamma = 1$; photon			alue		<u>-</u>
		1	1		$\gamma = \text{downlo}$		=			
		Note: II	ıdament						of image	e zone separation.
		14010. 00	auginoni	DOTWOOT OF	iaraotor aric	i prioto is	04304 01	Ture result (Ji iiilage	2 Zone Separation.
07 _H	W	D7	D6	D5	D4	D3	D2	D1	D0	
		POL		DITH	MC	DE		SLICE		(Default value: 00 _H)
										_
		D7	DOI:	0	(Di	. 0 (()	M = -1 =			
		D7			n-to-Binary	/ Output	vioae			
		0		1; black: 0 0; black: 1						
			white.	D, DIACK. I						
			T							
		D6	D5		H: Dither N	latrix Siz	9			
		0	0	4 × 4						
		0	1	4 × 8						
		1	0	8 × 8						
		1	1	_						
		D4	D3	MODE:	Selection o					
		0	0	Simple bi	nary	-				
		0	1	Organize	d dither					
		1	0	Image zo	ne separatio	n (simple	binary +	error diffus	ion)	
		1	1	Error diffu	sion					
		D2	D1	D0	SLICE	E: Thresh	old Fact	or for Con	version	to Binary
		0	0	0	6/16					<u> </u>
		0	0	1	7/16					
		0	1	0	8/16					
		0	1	1	9/16					
		1	0	0	10/16					
		1	0	1	11/16					
		1	1	0	12/16					
		1	1	1	13/16					
			•							<u> </u>

Address	R/W					Des	cription			
08 _H	W	D7	D6	D5	D4	D3	D2	D1	D0	
					RROR		F_C	MTF		(Default value: 00 _H)
						_		•		_
						ERRC)R			7
		D5	D4	Error (Base)	1		ldition to E	rrors	1
		0	0	Strong (7/		Weak (1/8	3)			1
	0 1 Strong (7/8) Strong (1/4)									
	1 0 Weak (3/4) Weak (1/8)									
		1	1	Weak (3/4	!)	Strong (1	/4)			
		D3	D2	MTF_C: N	MTF Com	pensation	Factor			
		0	0	1/4						
		0	1	1/2						
		1	0	1						
		1	1	0						
		Note: Th	nis is vali	d when MO	DE is sim	ple binary o	or image z	zone separa	ation (c	haracter).
		D1	D0	MTF_I: N	ITF Comp	ensation	Factor			
		0	0	1/4						
		0	1	1/2						
		1	0	1						
		1	1	0						
		Note: Th	nis is vali	d when MO	DE is orga	anized dithe	er, error d	iffusion or i	mage z	cone separation (photo).
09 _H	W									
0011		D7	D6	D5	D4	D3	D2	D1	D0	\neg
						SEF	'A_A			(Default value: 00 _H)
		D5 to D0	D: SEPA	_A Image z	zone sepa	ration parai	meter (dif	ferential)		
0A _H	W	D7	D6	D5	D4	D3	D2	D1	D0	
							'A_B			(Default value: 00 _H)
		D5 to D0	D: SEPA	_B Image z	zone sepa	ration para		nimum)		
0B _H	W									
		D7	D6	D5	D4	D3	D2	D1	D0	□(p
										(Default value: 00 _H)
		D5 to D0	D: SEPA	_C Image z	zone sepa	ration para	meter (ma	aximum)		

Address	R/W					Des	cription			
ОСн	W	D7	D6	D5	D4	D3	D2	D1	D0	
				MA	X_UP	MAX_	DOWN	MIN	_UP	(Default value: 00 _H)
		D5	D4	MAX_UP	: Backgro	ound Leve	l Detection	n Clock	for the	Up Counter
		0	0	Ordinary (·
		0	1	Slow (T =	(single pixe	el cycle) ×	64)			
		1	0	Fast (T = (
		1	1	Fastest (T	= (single p	oixel cycle)	× 8)			
		D3	D2					ction Clo	ck for t	he Down Counter
		0	0	Ordinary (
		0	1	Slow (T =						
		1	0	Fast (T = (
		1	1	Fastest (T	= (single p	oixei cycle	× 32)			
		D1	D0					Clock fo	r the U	p Counter
		0	0	Ordinary (
		0	1	Slow (T =						
		1	0	Fast (T = (
		1	1	Fastest (T	= (single p	oixei cycle,	1 × 32)			
0D _H	W	D7	D6	D5	D4	D3	D2	D1	D0	
					D4		MIN	Di	D0	(Default value: 1F _H)
		D5 to D0	O·III M	IN Detection	n of hacke			عاد		(Dolasii valasi II II)
		20 10 20). OL_IVI		limit of cha			<i>5</i> 10		
0E _H	W									
OLH	VV	D7	D6	D5	D4	D3	D2	D1	D0	
						LL_	MAX			(Default value: 20 _H)
		D5 to D0): LL_M	AX Detectio	_			els		
					imit of bac	-				
		Lowest I	imit of b	ackground is	eveis (LL_i	MAX) > ni	gnest limit	of charac	ter leve	ls (UL_MIN)
0F _H	R/W	D7	D6	D5	D4	D3	D2	D1	D0	
							_D <5:0>			
		D5 to D0): GAMN	/IA_D Built-	in γ memo	ry data				
10 _H	R/W									
		D7	D6	D5	D4	D3	D2	D1	D0	
		DE : 5	L DITI	D D ::: :	E41		O <5:0>			
		ט5 to D(ווט :ע: טווH_	D Built-in d	iitner mem	ory data				

Address	R/W					Des	cription				
11 _H	W	D7	D6	D5	D4	D3	D2	D1	D0		
			OFFSET <7:0> (Defa								
		D7 to D0:	to D0: OFFSET <7:0> Offset for cut-out Lowest order 8 bits								
12 _H	W	D7	D6	D5	D4	D3	D2	D1	D0		
						OF	FSET <12:	:8>		(Default value: 00 _H)	
		D3 to D0:	OFFSET	<12:8> O	ffset for co	ut-out Hig	hest orde	r 5 bits		_	
13 _H	W	D7	D6	D5	D4	D3	D2	D1	D0	_	
					OUTLENG	GTH <7:0>				(Default value: 00 _H)	
		D7 to D0:	OUTLEN	GTH <7:0	> No. of o	utput pixe	ls Lowest	t order 8 k	oits	_	
14 _H	W	D7	D6	D5	D4	D3	D2	D1	D0		
						OUTI	LENGTH <	12:8>		(Default value: 00 _H)	
		D3 to D0:	OUTLEN	GTH <12:	8> No. of	xia tuatuo	els Highe	est order 5	5 bits	_	
										els is not a multiple of 8,	
			e remainde			-				,	
15 _H	R/W	D7	D6	D5	D4	D3	D2	D1	D0		
									CNV_D		
		DO: CNIV	D Indicat	ion of only	orgomont/	roduction]=		
		DU. CINV_	_D Indicat	IOH OF EIN	aigeillelli/	TEGUCION					

Address	R/W					Des	cription			
16 _H	R/W	D7	D6	D5	D4	D3	D2	D1	D0	
							AGCSTP	SRDYS	SRDYB	(Default value: 00 _H)
							7.00011	O.C.D.T.C	O.C.D.I.D	(Boladik Value: 50H)
		D2	AGCST	P: Gain C	ontrol Co	unter				
		0	Gain contro	ol counter	valid.					
		1	Gain fixed.							
		D1	SRI	DYS: SRI	OY Contro	I				
		0	SRDY conf	trol throug	gh the regi	ster				
		1	SRDY conf	trol throug	gh the exte	rnal pin				
		D0	SRDYB: [Data Tran	sfer Start	Ready	In t	he case	of data co	ntrol through the
		0	Transfer al	lowed.						nput pin must be
		1	Transfer no	ot allowed	l.			ays set a		a tha mariatan tha
									_	n the register, the e controlled line by
							line	_	tor mast b	c controlled line by
							(*)	Write onl	ly	
17 _H	W	D7	D6	D5	D4	D3	D2	D1	D0	
			D6	סט	INT(DZ	וט		
		INIT aim		-4- d b						
		in i sigi	nals are neg	ated by a	ccessing to	o this add	ress.			
18 _H	R/W	D7	D6	D5	D4	D3	D2	D1	D0	
			D0	D3	GAIN		DZ	Di		
		In roadi	ng: the curre	ont gain v			tral countai	r can ha i	road	
			g: the gain						eau.	
		*********			alid only if					
	5.047									
19 _H	R/W	D7	D6	D5	D4	D3	D2	D1	D0	With UMODE = 0 ,
						UNIF	<5:0>			access to the
		D5 to D	0: UNIF_D	Built- in u	niformity c	orrection	memory da	ıta		uniformity correction
			_		,		,			memory for black correction is available.
										With UMODE = 1,
										access to the
										uniformity correction
										memory for white
										correction is available.


Description of the Operations of the Analog Circuits

The configuration of the analog processing circuits is shown in figure 17.

(1) Sensor Selection Circuit


The four types of sensors in the table can be connected to the circuit.

Register 02 _H	Sensor Type
CCD	CCD sensor
CIS1	CIS sensor which outputs light voltages (white voltage) of 3.5 V or lower
CIS2	CIS sensor which outputs light voltages (white voltage) of 2 V or lower
CIS3	CIS sensor which output shielding pixels for each line



The amplitudes of sensor signals are multiplied by –4 through the two operating amplifiers directly after the switch to select the CCD mode. (The waveforms of the signals are inverted at the same time.)

As a result, the sensor signals input to the sample and hold circuit have a dark voltage of 2.2 V.




The amplitude of signals input from the sensor are halved. Then, their reference potential is shifted up to 2.2 V.

As a result, the sensor signals input to the sample and hold circuit have a dark voltage of 2.2 V.



The reference potential of signals input from the sensor is shifted up to 2.2 V.

As a result, the sensor signals input to the sample and hold circuit have a dark voltage of 2.2 V.



Sensor signals with a dark voltage of 2.2 V clamped by line clamping input are directly input to the sample and hold circuit.

(2) Line Clamping Circuit

This circuit is used for CCD (line clamping mode) and CIS3.

The reference voltage (dark voltage) output in the shielding pixel part of the sensor is sampled by LCMP (line clamping pulses) and shifted up to the internal reference voltage of 2.2 V. This is not used for the CIS1 or CIS2 input sensor (set off constantly).

: register 02 (LCMPS)

(3) Sample and Hold Circuit and Bit Clamping Circuit

In the CCD mode, bit clamping, as well as line clamping, can be performed. The blanking elements of each pixel of sensor output is sampled by BTCMP (bit clamping pulses). The differences of signals from the reference potential sampled by the bit clamping circuit are input to the gain control circuit of next step as signaling elements. To turn off bit clamping, set BLS invalid, so that the reference potential will be fixed at the internal reference potential of 2.2 V.

: register 02 (BLS)

(4) Gain Control Circuit

The amplifying factor (gain) must be adjusted so that the amplitudes of sensor signals can come within the dynamic range of the A/D converter. The gain is set through the automatic gain control in the AGC mode (register 00) or directly through the register 18 (GAIN <7:0>).

The gain changes within the following ranges according to the sensor used.

Mode	Amplifying Factor of Signals (Gain)
CCD	4 to 20
CIS1	0.5 to 2.5
CIS2	1 to 5
CIS3	1 to 5

In the AGC mode, the gain control counter is set at the greatest gain in the initial state and then counted down each time an overflow bit is output from the A/D converter. The count (gain) of the gain control counter is directly read/written through the register 18 (GAIN <7:0>). The counting operation of the counter can be controlled through the register 16 (AGCSTP).

(5) Internal Reference Voltage

Internal reference voltage source for the analog circuits:

this generates the reference voltage (2.2 V) for the line clamping circuit, the sample and hold circuit, and the bit clamping circuit.

A/D converter reference voltage generation circuit:

this generates VWL (white level reference voltage of 3.8 V) and VBL (black level reference voltage of 1.8 V) for the A/D converter.

(6) Black Level Clamping Circuit

This circuit adjust the level of reference voltage to the A/D converter from analog circuits.

The black clamping circuit is used in the CCD or CID3 mode. (See figure 18, 19 and 22) The GCAO pin and the BCMI pin are capacity-coupled. The output reference potential in the shielding pixel part of sensor signals are applied to the BCMV pin as the VBL (black level reference voltage of 1.8 V) for the A/D converter.

BLCMP (black level clamping pulses) are generated concurrently with the shielding pixel part of each line. To turn off this circuit, set BLCMPS invalid and apply the black level reference voltage of the A/D converter to the BCMV pin.

: register 02 (BLCMPS)

In the CIS1 or CIS2 mode, the LEVAJ pin is used. (See figure 20 and 21) Voltage is applied to the LEVAJ pin so that the reference potential of output at the GCAO pin can be adjusted to the VBL (black level reference voltage of 1.8 V) of the A/D converter. Set voltage input to the LEVAJ pin as follows.

VLEVAJ = VVBL
$$- A \times G_V + 0.2 [V]$$

VGCAO = VLEVAJ + $G_V \times V_{IN} [V]$

where,

A: the lowest limit of dark voltage of the sensor [V]

G_V: gain (multiplying factor) of the gain control circuit

 V_{IN} : signals input from the sensor [V]





Figure 17 Circuit Configuration of the Analog Part of the M66335FP


Analog Circuit Timing Chart (for CCD Mode/Bit Clamping)

Register	Address	00H		02H					
	Bit	D6	D6	D5	D4	D3	D2	D1	D0
Mode	Signal	SENS	LCMPS	BLS	BLCMPS	CCD	CIS3	CIS2	CIS1
CCD (bit clamping)	Setting	1	1	1	1	1	0	0	0




Analog Circuit Timing Chart (for CCD Mode/Line Clamping)

Register	Address	00H		02H					
	Bit	D6	D6	D5	D4	D3	D2	D1	D0
Mode	Signal	SENS	LCMPS	BLS	BLCMPS	CCD	CIS3	CIS2	CIS1
CCD (line clamping)	Setting	1	1	0	1	1	0	0	0




Analog Circuit Timing Chart (for CIS1 Mode)

Register	Address	00H		02H					
	Bit	D6	D6	D5	D4	D3	D2	D1	D0
Mode	Signal	SENS	LCMPS	BLS	BLCMPS	CCD	CIS3	CIS2	CIS1
CIS1	Setting	0	0	0	0	0	0	0	1




Analog Circuit Timing Chart (for CIS2 Mode)

Register	Address	00H		02H					
	Bit	D6	D6	D5	D4	D3	D2	D1	D0
Mode	Signal	SENS	LCMPS	BLS	BLCMPS	CCD	CIS3	CIS2	CIS1
CIS2	Setting	0	0	0	0	0	0	1	0



Analog Circuit Timing Chart (for CIS3 Mode)

Register	Address	00H		02H					
	Bit	D6	D6	D5	D4	D3	D2	D1	D0
Mode	Signal	SENS	LCMPS	BLS	BLCMPS	CCD	CIS3	CIS2	CIS1
CIS3	Setting	1	1	0	1	0	1	0	0






Figure 18 External Pin Connections of the Analog Part (for the CCD Mode/Bit Clamping)




Figure 19 External Pin Connections of the Analog Part (for the CCD Mode/Line Clamping)




Figure 20 External Pin Connections of the Analog Part (for the CIS1 Mode)




Figure 21 External Pin Connections of the Analog Part (for the CIS2 Mode)






Figure 22 External Pin Connections of the Analog Part (for the CIS3 Mode)

Flowchart

Reading Operations (for the CCD Sensor)




Reading Operations (for the CIS Sensor)




MPU Interface

Timing for Read Operation (M66335 → MPU)




Timing for Write Operation (MPU \rightarrow M66335)




DMA Timing

Timing for Read Operation (M66335 → System Bus)



Timing of CODEC




Cautions for Use

(1) Access to Address 00h

To gain access to address 00h, the value of built-in GCC (gain control counter) may be set to FFh.

This requires to read GAIN value at address 18h before access to address 00h and write the GAIN value at address 18h after the access (see flowchart A).



Flowchart A Address 00h Access Flow


(2) Reset

The M66335FP adopts the two types of reset. These reset functions are provided in table A.

Table A Reset Functions

Function Reset Type	Register Initialization	Internal F/F Initialization	GCC Initialization
Hardware reset (RESET)	0	0	0
Software reset register 0 (RESET)		0	0

Package Dimensions



Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of representations with respect to the information in this document in this document of the purpose of the respect of the information in this document in the product data, diagrams, charts, programs, algorithms, and application circuit examples.

 3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required to change without any plan protein. Before purchasing or using any Renesas products listed in this document, in the such procedure in the procedure of the development of the



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510